logo
Università della Svizzera italiana
  • Italiano
  • English
  • usi.ch
  • Info Desk
  • Campus map
search.usi
Search for contacts, projects,
courses and publications
Italiano
People
    Education
    • Education
    • Courses
    Research
    • Projects
    • Publications
    • Competences maps
    Organisation
    • Faculties
    • Other organizational units

    Power Attacks Resistance of Cryptographic S-boxes with added Error Detection Circuits

    Additional information

    Authors
    Regazzoni F., Eisenbarth T., Großschädl J., Breveglieri L., Ienne P., Koren I., Paar C.
    Type
    Article in conference proceedings
    Year
    2007
    Language
    English
    Abstract
    Many side-channel attacks on implementations of cryptographic algorithms have been developed in recent years demonstrating the ease of extracting the secret key. In response, various schemes to protect cryptographic devices against such attacks have been devised and some implemented in practice. Almost all of these protection schemes target an individual side-channel attack and consequently, it is not obvious whether a scheme for protecting the device against one type of side-channel attacks may make the device more vulnerable to another type of side-channel attacks. We examine in this paper the possibility of such a negative impact for the case where fault detection circuitry is added to a device (to protect it against fault injection attacks) and analyze the resistance of the modified device to power attacks. To simplify the analysis we focus on only one component in the cryptographic device (namely, the S-box in the AES and Kasumi ciphers), and perform power attacks on the original implementation and on a modified implementation with an added parity check circuit. Our results show that the presence of the parity check circuitry has a negative impact on the resistance of the device to power analysis attacks.
    Conference proceedings
    proceedings of: ''22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT''07)
    Month
    September
    Meeting place
    Rome, Italy
    Keywords
    cryptography, fault tolerance, reliable applications, side channel attacks

    Faculties

    Faculty of Informatics

    Organizational units

    Advanced Learning and Research Institute (ALaRI)

    Università della
    Svizzera italiana

    Via Buffi 13
    6900 Lugano, Switzerland
    tel +41 58 666 40 00
    fax +41 58 666 46 47
    e-mail info@usi.ch
    Other contacts
    Feedback on the website

    Maps and directions

    • Lugano Campus
    • Mendrisio Campus
    • Bellinzona Campus

    Stay in touch

    • Facebook
    • Twitter
    • Instagram
    • Youtube
    • LinkedIn
    • Newsletter
    • Annual Report
    • Subscribe
    © Università della Svizzera italiana
    Disclaimer Credits
    swissuniversities.ch
    logo
    • Faculties
    • Institutes
    • Bodies
    • Libraries and archives
    • Areas
    • Services
    • Job offers