Search for contacts, projects,
courses and publications

VCEGAR: Verilog CounterExample Guided Abstraction Refinement.

Additional information

Authors
Jain H., Kröning D., Sharygina N., Clarke E. M.
Type
Article in conference proceedings
Year
2007
Language
English
Conference proceedings
Lecture Notes in Computer Science
Publisher
Springer
Pages (or article number)
583-586
ISBN
978-3-540-71208-4