Online Task Remapping Strategies for Fault-tolerant Network-on-Chip Multiprocessors
Additional information
Authors
Derin O.,
Kabakci D.,
Fiorin L.
Type
Conference proceedings
Year
2011
Language
English
Abstract
As CMOS technology scales down into the deep submicron domain, the aspects of fault tolerance in complex Networks-on-Chip (NoCs) architectures are assuming an increasing relevance. Task remapping is a software based solution for dealing with permanent failures in processing elements in the NoC. In this work, we formulate the optimal task mapping problem for mesh-based NoC multiprocessors with deterministic routing as an integer linear programming (ILP) problem with the objective of minimizing the communication traffic in the system and the total execution time of the application. We find the optimal mappings at design time for all scenarios where single-faults occur in the processing nodes. We propose heuristics for the online task remapping problem and compare their performances with the optimal solutions.
Month
May
Publisher
ACM
Start page number
129
End page number
136
Meeting name
Fifth ACM/IEEE International Symposium on Networks-on-Chip
ISBN
978-1-4503-0720-8
City
Pittsburgh
Keywords
fault tolerance, heuristics, integer linear programming (ILP), kahn process networks (KPN), network-on-chip (NoC), self-adaptivity
